


## N-Channel Enhancement Mode Field Effect Transistor



PDFN5060-8L

### Product Summary

NMOS

- $V_{DS}$  40V
- $I_D$  65A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) < 6mohm

### General Description

- High density cell design for low  $R_{DS(ON)}$
- High Speed switching
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free
- Part no. with suffix "Q" means AEC-Q101 qualified

### Applications

- DC-DC Converters
- Power management functions
- Industrial and Motor Drive application
- 12V Automotive systems

### ■ Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter		Symbol	N-Die1/Die2	Unit
Drain-source Voltage		$V_{DS}$	40	V
Gate-source Voltage		$V_{GS}$	$\pm 20$	V
Drain Current	$T_C=25^\circ C$	$I_D$	65	A
	$T_C=100^\circ C$		46	
	$T_A=25^\circ C$		12	
	$T_A=100^\circ C$		8	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	220	A
Avalanche energy <sup>B</sup>		$E_{AS}$	196	mJ
Total Power Dissipation <sup>C</sup>	$T_C=25^\circ C$	$P_D$	65	W
	$T_C=100^\circ C$		32	
	$T_A=25^\circ C$		2.5	
	$T_A=100^\circ C$		1.2	
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~+175	$^\circ C$

### ■ Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient <sup>D</sup>	Steady-State	$R_{\theta JA}$	50	60	$^\circ C/W$
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	1.9	2.3	



## ■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJG65G04HJQ	F1	YJG65G04HJ	5000	10000	100000	13" reel

■ NMOS(Die1/Die2) Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	40			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=40V, V_{GS}=0V$			1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$			$\pm 100$	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	2.5	4.0	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$		4.5	6	m $\Omega$
Diode Forward Voltage	$V_{SD}$	$I_S=20A, V_{GS}=0V$		0.85	1.2	V
Gate Resistance	$R_g$	$f=1MHz$		1.1		$\Omega$
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V, f=1MHz$		925		pF
Output Capacitance	$C_{oss}$			345		
Reverse Transfer Capacitance	$C_{rss}$			20		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_g$	$V_{GS}=10V, V_{DS}=20V, I_D=30A$		17.2		nC
Gate-Source Charge	$Q_{gs}$			3.6		
Gate-Drain Charge	$Q_{gd}$			7.18		
Reverse Recovery Charge	$Q_{rr}$	$I_r=30A, di/dt=100A/us$		27.25		ns
Reverse Recovery Time	$t_{rr}$			41.12		
Turn-on Delay Time	$t_{D(on)}$	$V_{GS}=10V, V_{DS}=20V, I_D=30A$ $R_{GEN}=2.2\Omega$		7.3		ns
Turn-on Rise Time	$t_r$			174.9		
Turn-off Delay Time	$t_{D(off)}$			15.7		
Turn-off fall Time	$t_f$			3.17		

A. Repetitive rating; pulse width limited by max. junction temperature.

B.  $V_{DD}=30V, R_G=25\Omega, L=2mH, I_{AS}=14A$ .

C.  $P_g$  is based on max. junction temperature, using junction-case thermal resistance.

D. The value of  $R_{\theta JA}$  is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in the still air environment with  $T_A=25^\circ\text{C}$ . The maximum allowed junction temperature of  $175^\circ\text{C}$ . The value in any given application depends on the user's specific board design.



## Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance




Figure 7. RDS(on) VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance






Figure 14. Safe Operation Area

NOT RECOMMEND  
FOR NEW DESIGN


## ■ PDFN5060-8L Package information




Top View  
正面视图



Bottom View  
背面视图



Side View  
侧面视图



Suggested Solder Pad Layout  
Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2	0.10		
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3	0.254 REF		
E4	0.21 REF		
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

Note:

1. Controlling dimension: in millimeters.
2. General tolerance:  $\pm 0.10$ mm.
3. The pad layout is for reference purposes only.



**Disclaimer**

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with automotive electronics, are not designed for use in medical, life-saving, lifesustaining, or military, Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website [http:// www.21yangjie.com](http://www.21yangjie.com) , or consult your nearest Yangjie's sales office for further assistance

NOT RECOMMEND  
FOR NEW DESIGN